



A DVR BUILT WITH A 7 LEVEL CASCADE ASYMMETRIC MULTILEVEL CONVERTER

¹S.SriKrishnakumar, ²B.S.Dharshana, ³P.HelenChandrika, ⁴S.Hemalatha

Department of EEE

Veltech Hightech Dr.RangarajanDr.Sakunthala Engineering College

krishnakumar.rvs@gmail.com, dhharshana.dharsha@gmail.com, helen.8592@gmail.com, hems161192@gmail.com

ABSTRACT

The power quality (PQ) in distribution systems is principally affected by the pollution introduced by the customers. It is necessary to protect the sensitive loads from disturbances such as sags, swells, source voltage imbalances, etc. The actual solution for this case is to employ a dynamic voltage restorer (DVR) device. The use of multilevel inverters in medium voltage applications is a good solution. In particular, the cascade asymmetric multilevel converter (CAMC) appears as a very attractive alternative among the 7-level converters for this application. The design of the CAMC as a DVR in a medium voltage distribution power system is presented in this paper. The model and the control strategy are discussed in d-q coordinates synchronous with the source voltage. The performance of the proposed compensator is tested with SPICE simulations.

Key terms: Asymmetric Multilevel Converters; Dynamic Voltage Restorer (DVR); Unbalanced Voltage Supply; Voltage Sag; Power Quality (PQ).

1. INTRODUCTION

Voltage sags, swells and harmonics are the most frequent disturbances in the electrical grid, originated by the utilities, the industrial and the commercial consumers. The disturbances are caused by motor starting, the connection and disconnection of large loads, the presence of non-linear loads and in many cases by short-circuits taking place in sub transmission systems. They have an important financial impact and negative effects on industrial equipments. Nowadays, the disturbances are also important because they can lead to disconnection of large wind farms connected to the grid. All these problems have found an effective solution with dynamic voltage restorer devices (DVR).

At low voltage (LV), the DVR is usually implemented with the classical two-level voltage source converter (VSC) via a coupling voltage transformer. In medium voltage (MV) and high power applications, the switches of the two-level topology must block high voltages. Otherwise, a transformer with high turns ratio will be needed, increasing both the current in the converter side and the

losses in the DVR. In MV applications it is more appropriate to implement the DVR with a multilevel voltage source converter (MVSC). In this way it is possible to reduce the current and losses in the converter. Moreover, it is feasible to combine the action of the DVR with a shunt compensator, sharing the DC bus in a back to back connection.

In this work, the implementation of the DVR with a cascade asymmetric multilevel converter (CAMC) is presented. The CAMC is a competitive topology because it has seven voltage levels with a reduced number of components than the classical multilevel converters for medium voltage (MV). The control strategy of the DVR can be designed to exchange either active and reactive powers, or only reactive power. In this work the first approach is adopted because it enhances the dynamic range of amplitude and phase of the voltage injected by the DVR compared with the second approach. Taking into account that the principal cause of disturbances in distribution systems are the short-circuit faults, they are reconsidered in order to test the DVR-CAMC. Different faults like three phase short circuits, one

phase short circuit, in the neighbor load of the sensitive load, are analyzed. They cause symmetric and asymmetric faults at the point of common coupling (PCC) along several cycles. The control of the DVR-CAMC has been designed to have fast response to symmetric and asymmetric perturbations at the PCC. The simplest control solution consists in a feedback control loop to track the load voltage reference, together with a feedforward injection of the PCC voltage to obtain the references for the DVR. In detail, the paper is organized as follows. The distribution power system, the steady state analysis and control strategy to restore the energy of the DVR-CAMC are presented in Section II. The description, design and control of the CAMC in asynchronous reference frame are shown in Section IV. The performance of the DVR-CAMC together with the control system is tested through simulations with SPICE in Section V. Finally, some conclusions are presented.

2. POWER SYSTEM AND DVR CONTROL STRATEGY

A. Description of the Power System

Figure 1 shows the power system under study, for disturbance analysis at the PCC in medium voltage level of 13.8 KV. The generator (GS) with LS represents a weak grid with a short circuit power (Ssc) of approximately 68 MVA. Two similar lineal loads of 18 MVA each, with inductive characteristics and poor power factor, are connected to the PCC. One load is considered as a sensitive load which must be protected from the short circuits produced in the neighbor loads. The DVR is connected between the sensitive load and the PCC through a transformer. The inductor Lf is part of the output filter of the CAMC to reduce the voltage ripple due to high frequency switching. The DVR is operating with active power exchange by means of the energy storage system present in the DC side of the CAMC. Different types of energy storage systems can be found in the literature, from batteries to a high temperature superconducting magnetic.




Figure 1: Power system with DVR




Figure 2: Simplified system

B. Control strategy

The control of the DVR will be designed to regulate the load voltage vL and to compensate sags, swells, and voltage imbalances at the PCC. Figure 2 shows a simplified version of the one line diagram of the system. The distribution system is represented by its voltage generator (vS) and its short circuit impedance. The DVR is represented by a voltage generator (v'C) with coupling impedance (L'C and R'C). L'C represents the transformer leakage inductance plus Lf, while R'C represents the losses of the coupling and the CAMC. The sensitive load is characterized by its power consumption and its power factor.

According to Figure 2, the voltage injected in each phase by the DVR (vDVR) in each phase is,

$$V_{DVR} = V_L - V_P \dots \dots \dots (1)$$

where VL = load voltage

VP = voltage at the PCC.

In a general case VP can be expressed as,

$$V_P = V_P^{(1)} + V_P^{(COMP)} \dots \dots \dots (2)$$

Being VP the positive sequence of the fundamental voltage and Vp[comp] represents the negative sequence plus the harmonics. The control strategy tries to keep the load voltage at rated value even when different faults occur, so (2) is re-written as

$$V_{DVR} = V_L^* - V_P^{(1)} - V_P^{(COMP)}$$

where VL is the load voltage reference.

Considering an harmonics free source voltage, then

$$V_P = V_P^{(1)} + V_P^{(2)}$$

Where Vp = negative sequence voltage
Therefore, the voltage injected by DVR is

$$V_{DVR} = V_{DVR}^{(1)} - V_P^{(2)}$$

Considering an harmonics free source voltage, then

$$V_P = V_P^{(1)} + V_P^{(2)}$$

Where Vp(2) is a negative sequence voltage.

Therefore voltage injected by DVR is

$$V_{DVR} = V_{DVR}^{(1)} - V_P^{(2)} \dots \dots \dots (3)$$

Where $V_{DVR}^{(1)} = V_L^* - V_P^{(1)}$




Figure 3 represents the condition of the load voltage regulation by the DVR with disturbances in the PCC.




Figure 3 a) represents the condition of the load voltage regulation by the DVR without disturbances in the PCC.

In this case V_S has the rated value, in consequence the DVR compensates only the voltage drop in X_S , $R'C$ and $X'C$. The power supplied by the source is a little larger than the power consumed by the load since the system supplies only the load current and V_S lags V_L . The phase shift between both voltages can be regulated such that the system can supply the load power plus the power loss in $R'C$ (P_{loss}). Then the DVR voltage must have a 90° phase shift with respect to the load current. If P_{loss} is very low, the exceeding power provided by the source must be absorbed by the DVR. So it is possible to recharge the energy storage in the DVR. Therefore in absence of faults at the PCC, the DVR can recover the energy lost during sag compensation. Figure 4 shows the diagram of this condition




Figure 4: Power flux from source to load and recover of energy to DVR,




Figure 5 shows a three phase CAMC connected to the system as a DVR.

Voltage sag at the PCC caused by a short circuit is shown in Figure 3 b). The source current is greater than the load current, so the voltage drop in X_S is increased with respect to the previous condition. Therefore the voltage injected by the DVR must compensate the sag and the drop in $R'C$ and $X'C$. It can be seen that $V'C$ has a leading phase with respect to I_L , supplying active and reactive power to the load

3. CAMC AND CONTROL

A. Cascade Asymmetric Multilevel Converter (CAMC)

Figure 5 shows a three phase CAMC connected to the system as a DVR. Each leg of the converter has one high voltage stage (HV) and one low voltage stage (LV). The HV stage is formed by the switches $S1(1,2)i$ - $S1(1,2)i$ (with $i = a,b,c$). They are controlled at the modulating frequency with only one switching function s_{1i} . The LV stage is a three level flying capacitor topology and it is formed by two pairs of complementary switches $S2i$ - $S2i$, $S3i$ - $S3i$ and the capacitor $C3i$. These switches are controlled by the switching functions s_{2i} and s_{3i} . They are obtained with a pulse width modulation strategy employing phase shifted carriers (PSC-PWM). This structure together with a hybrid modulation strategy allows obtaining 5 voltage levels. The hybrid modulator is shown in Figure 6 where $m(a,b,c)$ are the modulating signal.

They are inputs to the zero-crossing detectors (ZD) which generate the square wave switching function (s1(a,b,c)) for the HV stages.

Simultaneously m(a,b,c) are subtracted from the outputs of the ZDs to obtain the reference signals to the modulator PSC-PWM. When the modulating signal is a sinusoidal wave form, the reference signal result

$$V_{mi} = 2 \cdot M_i \cdot A_p \cdot \sin(\omega t - \varphi) - A_p \cdot (2S_{1i} - 1) \dots \dots (4)$$

where $0 \leq M_i \leq 1$ is the modulation index, A_p is the amplitude of the carrier signals and S_{1i} is the relative phase of each modulating signal applied to each leg of the converter. Assuming a balance system and therefore the output signals of the pulse width modulator are the switching function s2(a,b,c) and s3(a,b,c) which controls the LV stages.

While $M_i \leq 1$, the fundamental components of the phase




Figure 6: Hybrid modulator for each phase of the CAMC

$$V_{in} = \frac{V_{DC}}{2} S_{1i} + \frac{V_{DC}}{2} (S_{2i} + S_{3i}) \dots \dots (5)$$

So the three phase fundamental components results as follow,

$$V_o = \frac{V_{DC}}{2}$$

Where

$$m_a = M_a \cdot \sin \omega t \cdot \varphi$$

$$m_b = M_b \cdot \sin \omega t \cdot \varphi$$

$$m_c = M_c \cdot \sin \omega t \cdot \varphi$$

B. CAMC design

The first consideration to design the CAMC is the value of the DC voltage. The CAMC requires a high DC voltage to reduce the current on the power switches and also to reduce the losses. On other hand, a high DC voltage gives the possibility to connect back to back with another CAMC in shunt compensation without a transformer. Secondly, the flying capacitors are designed to carry the DVR rated current with voltage ripple below 5% of the rated capacitor voltage.




Figure 7: Block diagram of control for DVR

1) Output filter :The output voltage of the CAMC (before the coupling transformer) is filtered by an LC-filter (Lf, Cf) with two goals: to reduce losses in the transformer and to reduce the disturbances at the switching frequency on the ac system. The values of Lf and Cf were selected to have a negligible voltage drop on Lf and a negligible shunt current through Cf at the fundamental frequency.

2) Voltage Transformer: The design of the transformer is an critical point to define the behavior of the DVR. A poor coupling factor in the transformer introduces a high leakage inductance. This affects the voltage injected by the DVR when it tries to compensate a voltage imbalance present in the PCC. The transformer ratio was adopted equal to 1:1.5. This design gives an appropriate modulation index of the CAMC when voltage sag is present at the PCC. In addition, the leakage inductance of the transformer is low enough. Table I summarizes the values of the main parameters of the DVR.

C. Control scheme of the DVR

The control scheme in synchronous coordinates is shown in Figure 7. The block diagram of the DVR control has three parts. The first one consists in the voltage measure at the PCC and the detection of the positive and negative sequences (Vp(1) a, b, c) and Vp(2) , b, c), respectively). This is followed by the (a abc-qd transformation of the positive sequence (v (1) and v (1)). The second part is the feedback control on the load voltage, regulated by a proportional-integral (PI) control [13]. The positive sequence of the first stage is feed forwarded to the control loop. This is


subtracted from the output of the PI. When both the positive sequence and PI output are equal, the voltage injected by DVR is zero. In the last stage the negative-sequence is subtracted to balance the voltage on the load. So, the modulation signals for the CAMC are obtained.

4. SIMULATION RESULT

The MV three wires power systems with two linear loads connected to the PCC (Figure 1) was implemented in Pspicesimulator. Different types of short circuits in the neighborhood of the sensitive load are tested and analyzed in this section.


A. Three phase short circuit.

In this case the short circuit is a simultaneous three phase fault to ground. The currents wave forms are shown in Figure 8: source current (top) and the load current (bottom). Figure 9 shows the source voltage (top), load voltage (middle) and DVR voltage (bottom). It is clearly seen that the DVR is regulating the load voltage before the fault occurs. At $t = 200\text{ms}$ the short circuit occurs and the source current increase to 10 KA per phase. The value of the short circuit current is limited by the inductive impedance of the connection. Moreover, these impedances forced a voltage drop at the PCC, falling to near 50% of rated value. The DVR injects the appropriated voltage to compensate the sag and keep the voltage on the sensitive load at rated value. At $t = 315\text{ms}$, the fault is disconnected, the voltage at the PCC restores its operating value and the DVR reduces the voltage to continue regulating the load voltage.



The current (i_c) is shown in the top trace and the phase voltage (v_c) in the bottom figure. It is clearly seen the relationship between i_c and the load current (i_{load_c}) through the transformer ratio. The bottom picture shows the three voltages v_c , v_{DVR} and v_{load} in the phase c of the system. The CAMC compensates the voltage drop in XS, R'C and X'C before the fault (Figure 3 a)). After the fault the voltage in the PCC falls. So, it can be seen as the CAMC increases the voltage to keep the rated voltage value in the load

The current (i_c) is shown in the top trace and the phase voltage (v_c) in the bottom figure. It is clearly seen the relationship between i_c and the load current (i_{load_c}) through the transformer ratio. The bottom picture shows the three voltages v_c , v_{DVR} and v_{load} in the phase c of the system. The CAMC compensates the voltage drop in XS, R'C and X'C before the fault (Figure 3 a)). After the fault the voltage in the PCC falls. So, it can be seen as the CAMC increases the voltage to keep the rated voltage value in the load




B. Bi-phase short circuit

The bi-phase short circuit is considered when only two phases fault to ground. The voltage on the sensitive load and the injected DVR voltage. The DVR is regulating the sensitive load voltage until $t = 200\text{ms}$ when the fault happens and the currents, in the two phases, increase to near 10 KA. The sag is present only in two phases causing unbalanced voltage in the PCC. While one phase keeps the voltage value, the voltages in the other two phases fall to 50% of rated value. The DVR compensates this sag, injecting different voltages on each phase and keeping the sensitive load voltage balanced and at the rated value. This condition is stopped at $t = 315\text{ms}$, when the short circuit is isolated and the DVR returns to the regulating condition.


C. Single phase short circuit

Like in the previous cases, the DVR is regulating the voltage before the short circuit happens. At $t = 200\text{ms}$ the fault occurs and the current increases to near 10KA. This can be seen in the fault load and source current. The fault is cleared at $t = 255\text{ms}$ but the other two phases are interrupted afterwards at $t = 310\text{ms}$. The voltages in the PCC have sag in one phase while the short circuit is present. So, while only two phases are connected to the PCC (between 255ms to 310ms), there is a little swell voltage in one phase. It can be seen, that the control action of the DVR keeps the rated voltage in the sensitive load, at every moment.



The control of the DVR corrects this unbalance injecting the appropriated voltage and shift phase, so the voltage on the sensitive load maintains the rated value.

In all the previous tests the DVR is regulating the load voltage before and after the different faults occur. It can be seen that after the fault the DVR voltage has lower value than before the fault. This is so, because the fault load is cleared and the drop in the source impedance is reduced. Then the voltage injected by DVR is reduced too.



5. CONCLUSIONS

In this work a DVR with a CAMC was designed and tested to see the behavior of the DVR with different disturbances in the grid. The CAMC is a multilevel converter that offers a good and simple alternative to build a 7-level converter for this application. The control strategy of the DVR was designed to regulate the load voltage and compensate sag, swell, and voltage unbalances. For this objective the control of the DVR-CAMC employ a simple solution. It has a feed forward action of the source voltage and a feedback control loop to regulate the load voltage. It has been considered that the most common disturbances in distribution systems are short circuits. Therefore, symmetric and asymmetric faults,

on one load connected to the PCC were tested and analyzed. The performance of the DVR-CAMC was tested through simulations with SPICE. It proves that the control scheme provides an accurate tracking of the voltage references and a fast transient response to sag, swell and voltage unbalances. Finally, it should be noted that it proves the capability of the proposed DVR-CAMC to work over a wide range of operating conditions.

REFERENCES

1. Why is battery energy storage such a hot topic?, A North American Perspective On Smart Grid Trends And Technologies, ABB Smart Grids Friday, January 6, 2012.
2. A.P. Torres, P. Roncero-Sanchez, X. del Toro Garcia, V.F. Batlle, "Generalized Proportional-Integral control for voltage-sag compensation in Dynamic Voltage Restorers", 7th International Conference-Workshop Compatibility and Power Electronics CPE2011, Tallinn Estonia, 1-3 June 2011, pp 92 – 97.
3. Battery energy storage Optimize integration of renewable energy to the grid, ABB Inc. Power Products and Power Systems Cary, North Carolina U.S.A. Phone: Tel. 1-800-HELP-365 or +1-440-585-7804 May 2011 ©ABB www.abb.us/smartgrids.
4. J. Zhu, Q. Cheng, B. Yang, W. Yuan, T. A. Coombs, and M. Qiu, "Experimental Research on Dynamic Voltage Sag Compensation Using 2G HTS SMES", IEEE Trans. on Applied Superconductivity, Vol 21, Iss:3, June 2011, pp: 2126 – 2130.
5. A.E., Leon, M.F Farias, P.E. Battaiotto, J.A. Solsona, M.I. Valla, "Control Strategy of a DVR to Improve Stability in Wind Farms Using Squirrel-Cage Induction Generators", IEEE Trans on Power Sys, Vol. 26, Issue: 3, pp1609 – 1617, 2011.
6. M. Jafari, S.B. Naderi, M.T. Hagh, M. Abapour, S.H. Hosseini, "Voltage Sag Compensation of Point of Common Coupling (PCC) Using Fault Current Limiter", IEEE Trans. on Power Delivery, Vol 26, Iss 4, pp 2638 – 2646, Oct 2011.
7. S.A. González, M.I. Valla, C.F. Christiansen, "5-level Cascade Asymmetric Multilevel Converter", IET Power Electronics, 2010, Vol. 3, Iss. 1, pp. 120–128

8. S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L.G. Franquelo, B. Wu, J. Rodriguez, M.A. Pérez, and J.I. Leon, “Recent Advances and Industrial Applications of Multilevel Converters”, IEEE Transactions On Industrial Electronics, Vol. 57, No. 8, August 2010 pp 2553 2580.

9. P.R. Sánchez, and E. Acha, “Dynamic Voltage Restorer Based on Flying Capacitor Multilevel Converters Operated by Repetitive Control”, IEEE Trans On Power Delivery, Vol. 24, No. 2, April 2009 pp951 960.

10. L.G. Franquelo, J.Rodríguez, J.I. Leon, S. Kouro, R Portillo, and M.A.M. Prats, “The Age of Multilevel Converters Arrives”, IEEE Industrial Electronics Magazine, Vol 2 Iss 2, June 2008, p-p 28-39.